Q. Code: 910481

S

Reg. No.							

B.E / B.TECH. DEGREE EXAMINATIONS, MAY 2023

Third Semester

IT18302 - COMPUTER ORGANIZATION AND ARCHITECTURE

(Information Technology)

(Regulation 2018A)

TI	ME: 3 HOURS MA	IAX. MARKS: 100					
оитс СО 1 СО 2 СО 3 СО 4	COURSE OUTCOMES CO 1 Build the basic structure of computer, operations and instructions CO 2 Design Arithmetic and Logic Unit CO 3 Discuss the pipelined execution and design control unit CO 4 Evaluate performance of memory systems CO 5 Construct the parallel processing architectures PART- A (10 x 2 = 20 Marks) (Answer all Questions)			RBT LEVEL 3 3 3 3 3			
			CO	RBT LEVEL			
1.	1. List the types of instructions available in Basic computer.						
2. Differentiate direct addressing mode and indirect addressing mode with an example.				3			
3. Solve 2*3 using Booth multiplication algorithm.				3			
4. Solve (5*8)+(3-2) using Reverse Polish notation.				3			
5. List the five elements of Datapath.				2			
6. Draw the datapath for loading the next instruction in program counter.				3			
7. Write the formula for write stall cycles.			4	2			
8. Differentiate between programmed I/O and Interrupts.			4	3			
9. Differentiate between uniform memory access and non-uniform memory access.			5	3			
10.	10. Differentiate between single core processors and multicore processors.						
	PART- B (5 x $14 = 70 \text{ Marks}$)						
		Marks	CO	RBT LEVEL			
11. (11. (a) Draw a flowchart for Instruction cycle and Interrupt cycle (complete		1	3			
	Computer description) with a neat diagram.						
(OR)							
((b) Design an accumulator unit of a basic computer.		1	3			

Q. Code: 910481 Draw the flowchart for division algorithm using restore method and solve **(14)** 2 3 12. (a) 7%5 using restore method. (OR) Examine in detail various instruction format available in basic computer with **(b)** (14)2 3 an example. Draw and examine data path for R type instruction, load, store and branch 13. (a) (14)3 3 instruction along with the control signals. (OR) Examine in detail about the concept of pipeline architecture, various hazards **(b)** (14)3 3 in pipeline architecture and techniques to overcome the hazards in pipeline architecture. Discuss in detail the working of cache memory, various types of cache 2 14. (a) **(14)** 4 memories available and measuring performance in cache memory with a neat diagram. (OR) Discuss in detail, how data is transferred through Direct memory access and 4 2 **(b)** (14)also explain various bus arbitration schemes available in DMA with a neat diagram. 15. (a) Examine in detail various types of Flynn classification with an example. **(14)** 5 3 (OR) Examine in detail the concept of hardware multithreading and its types with 5 3 **(b)** (14)an example. **PART-** C (1 x 10 = 10 Marks)

(Q.No.16 is compulsory)

Marks CO RBT
LEVEL

16. Design a basic computer with a neat diagram.

(10) 1 5
