Reg. No. $\square$

## B.E. / B.TECH. DEGREE EXAMINATIONS, MAY 2023

Second Semester

## CS22202 - DIGITAL PRINCIPLES AND SYSTEM DESIGN

(Computer Science and Engineering)
(Regulation 2022)

| TIME: 3 HOURS |  | MAX. MARKS: 100 |  |
| :---: | :---: | :---: | :---: |
| course | ese statement |  | RBT |
| outcones |  |  | level |
| CO 1 | Students will be able to learn the different types of number systems and simplific functions | lification of Boolean | 4 |
| CO 2 | Students will be able to understand various logic gates and their usage |  | 2 |
| CO 3 | Students will be able to study, analyze and design various combinational circuits and using VHDL | nd its implementation | 4 |
| CO 4CO 5 | Students will be able to understand the different type of memory and their structures |  | 2 |
|  | Students will be able to study, analyze of RTL notation register operations in a clocked | ked sequential circuit | 4 |
| CO 5 | PART- A ( $20 \times 2=40$ Marks $)$ <br> (Answer all Questions) |  |  |
|  |  | CO | $\begin{gathered} \text { RBT } \\ \text { LEVEL } \end{gathered}$ |
| 1. Wri | Write the classification of binary codes. | 1 | 2 |
| 2. Rep | Represent a OR gate using NAND gate. | 1 | 3 |
| 3. Wh | What is the use of Don't care conditions? | 1 | 2 |
| 4. Wh | What is propagation delay? | 1 | 2 |
| 5. Dra | Draw 1:8 demultiplexer using two 1:4 Demultiplexer. | 2 | 3 |
| 6. Wh | What is magnitude comparator? | 2 | 1 |
| 7. How | How full adder is obtained from two half adders? | 2 | 3 |
| 8. Dra | Draw the circuit for 2-to-1 multiplexer. | 2 | 2 |
| 9. Stat | State the difference between latches and flipflops. | 3 | 2 |
| 10. Wri | Write any two applications of shift register. | 3 | 2 |
| 11. Wh | What is meant by edge triggered flip flops? | 3 | 2 |
| 12. Dra | Draw the excitation table of JK- flip flop. | 3 | 2 |
| 13. Wh | What are error detecting codes? Give examples. | 4 | 2 |
| 14. Dra | Draw the basic configuration of PROM. | 4 | 2 |
| 15. How | How many check bits are required for single bit error detection and correction? | n? 4 | 3 |
| 16. Stat | State the difference EPROM and EEPROM. | 4 | 2 |
| 17. List | List any two HDL operators and their symbols used in RTL design. | 5 | 2 |
| 18. Wri | Write a short note on register transfer level. | 5 | 2 |
| 19. Dra | Draw a block diagram for Sequential Binary Multiplier. | 5 | 2 |
| 20. Diff | Differentiate LOGICAL AND and BITWISE AND operators. | 5 | 2 |

21. (a) (i) Simplify the following Boolean expression to a minimum number of literals.
$\mathrm{A}^{\prime} \mathrm{B}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{D}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{CD}^{\prime}$.
(ii) Convert the given expression in canonical SOP form $\mathrm{Y}=\mathrm{AC}+\mathrm{AB}+\mathrm{BC}$.
(OR)
(b) State and Prove the Demorgan's theorem and Consensus theorem.
22. (a) Design a combinational circuit to convert binary to gray code.
(OR)
(b) With neat diagram explain the 4-bit adder with carry look ahead.
23. (a) With logic sketch explain the universal shift register as a storage device.
(OR)
(b) Implement JK flip flop using D flip flop.
24. (a) Explain in detail about the Programmable Logic Array, Programmable Programmable Logic.
(OR)
(b) Explain about error detection and correction using hamming codes.
25. (a) Explain in detail about the Algorithmic State Machine chart. (OR)
(b) Explain how a hardware description language includes operators that correspond to the register transfer operations of a digital system?

## PART- C ( $1 \times 10=10$ Marks)

(Q.No. 26 is compulsory)
26. Design a full subtractor and derive expression for difference and borrow.

| Marks | CO | RBT |
| :---: | :---: | :---: |
| LEVEL |  |  |
| $(10)$ | 2 | 5 | Realize the circuit using gates.

