

2

5

		Q. Co	Code: 767815	
18.	Differentiate process level parallelism and task level parallelism.	-	5	4
19.	Differentiate multi-core and multiprocessor.		5	4
20.	What are the different shared-memory multiprocessor models?		5	2
	PART- B (5x 10=50Marks)			
		Marks	CO	RBT LEVEL
21. (8	a) Construct a bus system using registers, memory unit, load, Clear and increment signal and explain in detail.	(10)	1	3
	(OR)			
(b) Examine the design of basic computer in detail.	(10)	1	3
22. (8	n) Multiply 100111 with 11011 using Booth's algorithm. (OR)	(10)	2	3
(b) Explain how the expression X=A X B + C X C will be executed in one address, two address and three address processors in an accumulator organization.	(10)	2	3
23. (8	a) Explain the need for pipelining? How we overcome the various types of Hazards?	(10)	3	4
	(OR)			
(b) Analyze the data path construction with all the necessary functional units and control lines for an R-type instruction.	(10)	3	4
24. (8	 Explain how address translation is performed in virtual memory system and the role played by TLB to make the translation fast. (OR) 	(10)	4	2
(b) Explain in detail about different types of Input Output module.	(10)	4	2
25. (8	a) Infer the operation of centralized shared memory multiprocessor system with a neat diagram.	(10)	5	4
	(OR)			
(b) Analyze FLYNN'S classification and multiprocessor benchmark in detail.	(10)	5	4
	<u>PART- C(1x 10=10Marks)</u>			
	(Q.No.26 is compulsory)			
		Marks	CO	RBT LEVEI
26	Justify the advantage of restoring division by Performing the Division $11/3$.	(10)	2	5

Page **2** of **2**