



SRI VENKATESWARA COLLEGE OF ENGINEERING

PROPOSAL FOR PROCUREMENT

Ref: EC/others/2016-17/01

Date:25.07.2016

DEPARTMENT: ELECTRONICS AND COMMUNICATION ENGINEERING

Name of the Lab/Section: ECE -Workshop

BUDGET HEAD: EQPT/CONS/R&M/AMC/BOOKS/JOURNALS/FUR/BLDG/OTHERS(workshop)

SI. No	Subject Code	A3 Code	Item Description	Qty req.	Tentative cos
1		2.2.6	Two Days Workshop on "Analog Custom IC Design using	~	7,0007
Depar	ication by tment is orgation with I	ranizing	Cadence EDA" Doser: a two days workshop on "Analog Custom IC I Technologies Private Ltd., for our P.G Students	Design using Caden	7,000/-
	Budgeted /		Igeted Date: 25/7/16	M. Af Signature	Cellow e of the Proposer
Comm	ents by the	HOD	Patommended	Signature of the	Budget Incharg
erifica	tion by A3	section	Date: 25/7/1 vehue-Balence-Rs. 9. holo Date: 25/9	Signa	ature of the HOI
omme	nts by the F	Principal	Date: 25/7	Signature of the	verifying office
mmer	its by the S	ecretary	Date:	Signature	of the Principal
			Date:	Signature	

Note: 1. A minimum of 3 quotations are to be obtained, if purchase value exceeds Rs.5,000/-

2. Single quotation to be obtained for any purchase of value between Rs.2000 - 5000/-3. In case of book purchase, single quotation is accepted.

4. After approval, a copy of this to be retained by the HOD.

5. Quote the Ref. No. in all future communications

SRI VENKATESWARA COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

SVCE/EC/Workshop/Entuple Technologies/2015-16

21/07/2016

Submitted to the Principal:

Sub: Proposal to organize a Two Days Workshop on Analog Custom IC Design Using Cadence EDA

It has been proposed to organize a Workshop titled "Analog Custom IC Design Using Cadence EDA" on 19th & 20th August 2016 for faculty from other colleges and our PG students.

Entuple Technologies Pvt. Ltd., is one of the leading company which offers the Engineering Software Solutions and Industry standard tools, has consented to depute experts to conduct the Workshop at our campus.

We request you to grant the amount 7,000/- towards the programme expenditure and pay us an advance.

It is requested that the above proposal may be approved.

レヘンシャルト Dr.G.A.Sathish Kumar

Mr.M.Athappan H. Hellau

S. Saravanan Sagraneman

Dr.S.Muthu Kumar

HoD-EC

Coordinators

Encl:

Budget Estimate

Scaush 22716.

not be brinted for fever number of extractientant

SRI VENKATESWARA COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

A Two Days Workshop on Analog Custom IC Design Using Cadence EDA

Budget Estimate

Brochure and Course Material Expenses	4	Rs. 3000
Stationary (Delegates Kit)	121	Rs. 1000
Incidental Expenses (Lunch and Refreshments)		
Certificate and Banner Expenses		Rs. 8000
Memento and Honorarium	-	Rs. 2000
Traveling expenses & Accommodation	Ē	Rs. 6000
Miscellaneous Expenses	ਗ	Rs. 6000
	4	Rs. 1000
Sub Total (Amount received from participant) 20 x 1000	2 7 3	
	*	Rs. 20,000
Sub Total (Amount requested from our management)	2 :	Rs. 7,000
Total F		
Total Expenses	5≆	Rs. 27,000/-

Dr.G.A.Sathish Kumar

Mr.M.Athappan H. Helleau

Mr.S.Saravanan & Managaran

Coordinators

Dr.S.Muthu Kumar

HoD - EC

DECLARATION

The above information is true to the best of my knowledge. I agree to abide by the rules and regulations governing the course. If selected, I shall attend the course for the entire duration. I also undertake the responsibility to inform the coordinators in case I am unable to attend the course.

Place:

Date:

Signature of the Applicant

SPONSORSHIP CERTIFICATE

						is	an	empl	oyee
stuc	dent	of our insti	tute	and is	herel	by spons	sore	d. He	/ Sh
will	be	permitted	to	attend	the	course	for	the	entir
dur	ation	If selected	4						

Office Seal

Mr / Ms / Dr

Signature of the Sponsoring authority

Place:

Date:

Application form completed in all aspects is to be sent to:

Dr. G.A.SATHISH KUMAR

Professor Co-ordinator

Dept of Electronics and Communication Engg,
SRI VENKATESWARA COLLEGE OF ENGINEERING
Post Bag No.1, Pennalur Village
Chennai - Bengaluru High Road
Sriperumbudur Tk. - 602 117
Kancheepuram District
TAMIL NADU.

RESOURCE PERSONS

Sessions will be handled by experts from ENTUPLE Technologies, Bengaluru.

ELIGIBILITY

Personnel from AICTE approved Engineering Colleges (PG Students), Industries and Research Scholars.

REGISTRATION

Registration fee: Rs.1000

HOW TO APPLY

The applicants should send their applications in the specified format along with a DD drawn in favor of "The Principal, Sri Venkateswara College of Engineering", payable ndian Bank, Sriperumbudur should reach before or on 13.08.2016. If selected, they should confirm their participation as per schedule below.

SCHEDULED DATES

Last Date for Receipt of Applications : 13.08.2016

Intimation of Selection by e-mail : 16.08.2016

TRANSPORT

The participants can avail the SVCE bus facility to attend this workshop, For transportation details, please refer our college website.



SRI VENKATESWARA COLLEGE OF ENGINEERING

(Autonomous - Affiliated to Anna University)

(An ISO 9001:2008 Certified College)

PRESENTS

"TWO DAYS WORKSHOP ON ANALOG CUSTOM IC DESIGN USING CADENCE EDA"

19th and 20th August, 2016

CONVENOR Dr.S.MUTHUKUMAR, HOD/EC

CO-ORDINATORS

Dr.G.A.SATHISH KUMAR, Professor Mr.M.ATHAPPAN, Assistant Professor Mr.S.SARAVANAN, Assistant Professor

Organized by

Dept. of Electronics & Communication Engg., SRI VENKATESWARA COLLEGE OF ENGINEERING

Mobile: 9445265296,9445205156,9884806830

Tel: 044-27152000, Ext: 201, 203.

E-mail: sathish@svce.ac.in athappan@svce.ac.in saravanans@svce.ac.in

Website: www.svce.ac.in

THE PROGRAMME CONTENTS OF THE WORKSHOP ARE AS FOLLOWS:

Introduction to VLSI, PDK Device Characterization for Analog Model Parameters like MOS characterization-Illustration and hands-on, I-V characteristics, Effective switching resistances, Pin capacitances, Development of circuit topology inverter from fundamentals.

CMOS inverter and its applications, Concept of balanced, symmetric and fastest inverter. Hands – on lab: Design and Simulation of a balanced CMOS inverter, Analysis of the quality metrics of designed inverter-Propagation delay, Power consumption, Noise Margin.

Custom IC design flow of designed balanced inverter, Hands – on Lab: Layout, DRC, LVS, Parasitic extraction, Post Layout Simulation with parasitic back annotation, GDSII of the layout.

Review of the generic amplifier performance parameters – Gain, Power Dissipation, Frequency Response (UGB, BW), Synthesis of CS Amplifier Circuit Topologies – Resistive load, Diode connected, Current source load, Interpreting the Design Specifications, Design and simulation of CS Amplifier with current source load: DC and small signal AC performance.

Analog Layout Design Concepts – Importance of Device Matching in Layouts, Layout, DRC, LVS, Parasitic extraction, Post Layout Simulation with parasitic back annotation, GDSII of the layout.

ABOUT THE INSTITUTION

Sri Venkateswara College of Engineering (SVCE), one of the Premier Technical Institutions in Tamilnadu, was established in 1985, approved by AICTE New Delhi and affliated to Anna University, chennai has completed 30 years of dedicated and excellent service in the field of technical education. The College is situated on the Chennai – Bangalore National Highway (NH4) about 37 km southwest of Chennai. The college offers 10 UG programmes and 10 PG programmes. The National Board of Accreditation has accredited many of the eligible programmes, and SVCE is an ISO 9001:2008 certified institution.

ABOUT THE DEPARTMENT

Electronics and Communication Engineering department occupies a prominent place in the chronicles of its academic history. The specialization of the faculty includes Telecommunication engineering, Computer Networks, Control Systems, VLSI, Digital Signal Processing, Microwave Systems, Applied Electronics, Microprocessor and Micro Controllers etc. The department has excellent laboratory facilities in the areas like Networking, Microprocessors & Microcontrollers, Electronic Devices, Communication, RF, Microwave, VLSI, Digital Signal Processing, Applied Electronics, with latest software. The department offers four year UG programme in ECE and two year PG programmes in Communication Systems and Applied Electronics. The department is a approved research center by Anna University. Around 40 Research scholars are pursuing their full time and part time Ph.D in the research center.



SRI VENKATESWARA COLLEGE OF ENGINEERING (Autonomous - Affiliated to Anna University)

Post Bag No.1, Pennalur Village Chennai - Bengaluru High Road Sriperumbudur Tk. - 602 117 Kancheepuram District, TAMIL NADU. PRESENTS

"TWO DAYS WORKSHOP ON ANALOG CUSTOM IC DESIGN USING CADENCE EDA"

19th and 20th August, 2016 APPLICATION FORM

N	lame:	
ı١	anıc.	

Department:

Educational Qualification:

Age:

Organization:

Designation:

Address for Communication:

E-mail ID:

Mobile Number:

Signature of the Sponsoring Authority

Signature of the Applicant

SRI VENKATESWARA COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING PENNALUR, SRIPERUMBUDUR TALUK, 602117

TWO DAYS WORKSHOP ON ANALOG CUSTOM IC DESIGN USING CADENCE EDA $\underline{\mathbf{Agenda}}$

Day 1(19/08/2016- Friday):

8:30-9:00 am : Registration.

9:00 am : Prayer song.

9:10-9:30 am : Welcome address.

9:30 – 10:30 am : PDK Device Characterization for Analog Model Parameters and

Development of circuit topology inverter from fundamentals by Mr. Binu Alias.

10:30 - 11:00 am : Tea break.

11:00 – 12:30 pm : Custom IC design flow of designed balanced inverter.

12:30 – 1:30 pm : Lunch.

1:30 – 3:15 pm : Hands - on training on Design and Simulation of a balanced CMOS inverter.

Day 2(20/08/2016- Saturday):

9:00-10:15 am : Review of the generic amplifier performance parameters by Mr. Binu Alias.

 $10:15-10:45 \ am$: Tea break.

10:45 – 12:30 pm : Design and simulation of CS Amplifier with current source load.

12:30 – 1:30 pm : Lunch.

1:30 – 2:30 pm : Hands- on training on Analog Layout Design Concepts – Importance

of Device Matching in Layouts.

2:30 – 3:15 pm : Valedictory function.



SRI VENKATESWARA COLLEGE OF ENGINEERING (Autonomous - Affiliated to Anna University)

Post Bag No.1, Pennalur Village Chennai - Bengaluru High Road Sriperumbudur Tk. - 602 117 Kancheepuram District, TAMIL NADU. PRESENTS

"TWO DAYS WORKSHOP ON ANALOG CUSTOM IC DESIGN USING CADENCE EDA"

19th and 20th August, 2016

APPLICATION FORM

Dr. S. R. Malaki Name:

FCE Department:

M.E. Ph.D Educational Qualification:

46 Age:

SVCE Organization:

Designation:

Address for Communication:

Assoc Professor

Dept-Of ECE, SVCE

malathiraj@svce.ac.in E-mail ID:

9962534922 Mobile Number:

Signature of the Applicant Sponsoring Authority



SRI VENKATESWARA COLLEGE OF ENGINEERING

FEEDBACK - CONFERENCE / SEMINAR / WORKSHOP / FDP

75	
Name of the Faculty/Staff	S.R. MALATHI
Designation & Department	Associate Prof. / ECE
Industry / Institution Visited	_
Duration of Training / Course with date	2 Days Workshop / 19-8-2016 & 20.8-201
Details of the Training / Course	Two Days Workshop on Analog Custom IC Design wing Cadence EDA: at SVCE
Plants visited during training	
Whether the training/Course was	useful? In what way? Give reasons.
	very useful. This tool, which is for system design, can now be used for implementing va/pa Projects.
widely used in intellistray	for soysum alsign, can stow be used
Any other suggestions	for implementing
The warming could i	the Dein conducted an a day
cohen there is no te	ity some due to invigilation dulies. Signature
Because I lost continue	ily some due do invigilation dulles
	Signature
Effectiveness review by HoD	Malas
	raction with The family,
this morkship on Ic	design was very uneful
and Informative.	E 594
	Outherman
	Signature of HoD
	<i>p</i>

The person who has attended the course should prepare this in triplicate and submit copies to: **A1, A3 and Dept**.

SRI VENKATESWARA COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING TWO DAYS WORKSHOP ON ANALOG CUSTOM IC DESIGN USING CADENCE EDA REGISTRATION DETAILS

S.NO	NAME	DESIGNATION	INSTITUTION	DD/CASH	SIGNATURE
1.	ARAVINDHAN K	STUDENT	SVCE	PAID	k. And
2.	DEEPA T	STUDENT	SVCE	PAID	T. seepu.
3.	DEEPIKA G	STUDENT	SVCE	PAID	OS
4.	MAGESHWARI N	STUDENT	SVCE	PAID	N. Magere
5.	NADAR JAMES FRANCIS JOSEPH ROY	STUDENT	SVCE	PAID	#A
6.	PAVITHRA G	STUDENT	SVCE	PAID	Contr
7.	SWETHA K	STUDENT	SVCE	PAID	K. Swotha
8.	YUVARAJ E	STUDENT	SVCE	PAID	your
9.	JENCY RUBIA	SCHOLAR	SVCE	PAID	Jan -
10.	N.KUMARAN	FACULTY	SVCE	PAID	Hay
11.	M.ANUSHYA	FACULTY	SVCE	PAID	6/
12.	M.VIDYA	FACULTY	SVCE	PAID	Maju
13.	R.KOUSALYA	FACULTY	SVCE	PAID	lane
14.	B.SARALA	FACULTY	SVCE	PAID	Bare
15.	POOMAGAL C. T.	Research Scholo	8ver	1	GRH-
16.	MUNICARADARAS	IN FACULT		Pand.	#
17.	A. Bharathi priya	Faculty	SVCE	Paid	Bari
18.	8. Kalyani	facilty	SVCE	Paid.	Sikult.
19.	S. R. MALATHI	faculty	SYCE	Paid	als
2 0.)	L-ANJU	FACULY	SVCE	paid	Thy
21.	G. Logar, athar	Faculty	SVCE	paid	dogons
22.	P. ARUL	Faculty	SVCE	Paid	Dung.
23.	S. RADHIKA	For cully	SYCE	Paid	Folially
24.	S. SENTUEL RAJAN	FACULTY	SVCE	Paid	882
25.	P. Ponsudha	Faculty	Velamonal Eng	Paid	Por
26.	SREFTHI	Faculty	SUCFCOR	Paid	5. Reith
27./	P Madhumitha	Faculty	SVCE	Paid	Briga
28.		J			





Stringrumbudur-602117

Certificate of Participation

This is to certify that Mr/Ms YUVARAT . E

VENKATESWARA COLLEGE OF ENGINEERING

has attended

TWO DAYS WORKSHOP ON ANALOG CUSTOM IC DESIGN USING

CADENCE EDA"

held on 19TH & 20TH August, 2016

Co-ordinator

ORGANISED BY

partment of Electronics and Communication Engineering



A Report on "Analog Custom IC Design using Cadence EDA" Workshop Organised during 19th and 20th August 2016

The Two Day 'Workshop on Analog Custom IC Design using Cadence EDA' was held on August 19th and 20th ,2016 conducted by Electronics and Communication Engineering Department, SVCE in association with Entuple Technologies Private Limited Bengaluru. The workshop started with the prayer song by Ms.KeerthiPriya. The Workshop theme was inaugurated with lighting of Kuthu-Vilakku by the Principal.



The Special Address was given by Dr.S.Ganesh Vaidyanathan, Principal and the Welcome address was given by Dr.S.Muthukumar, Head of the Department (ECE). The introduction to Entuple Technologies Private Limited was shared by Dr.G.A.Sathish Kumar, Professor, ECE.



Day1:

The Key Note address on 'PDK Device Characterization for Analog Model Parameters' is given by Mr.Binu Alias. The speaker also discussed about the architecture development of circuit topology inverter from fundamentals.



In the afternoon session, hands-on implementation of the Design and Simulation of a balanced CMOS inverter was taught. Custom IC design flow of designed balanced inverter was also taught.



Day2:

The Key Note address was given by Mr.Binu Alias. The speaker in first session spoken about the Review of the generic amplifier performance parameters such as Gain, Power Dissipation and Frequency Response. The speaker also briefed about Design and simulation of CS Amplifier with current source load.



The second session involved hands-on training on the Analog Layout Design Concepts such as Layout, DRC, LVS, Parasitic extraction, Post Layout Simulation with parasitic back annotation and GDSII of the layout.



The valedictory address was given by Dr.S.Muthukumar, Head of the Department (ECE), the momento was given to the Speaker Mr.Binu Alias, Entuple Technologies Private Limited. The certificates were also distributed by HOD/ECE to the participants. The vote of thanks was

given by Mr. Joshua Roshan Samuel Michael, Student (ECE). Finally the day was wrapped up with the National Anthem.

M. Aflelean

Head of the Department

Electronics and Communication Engineering
Sai Venkaleswara College of Engineering
Sriperumbudur - 602 117. India