# SRI VENKATESWARA COLLEGE OF ENGINEERING Department of Electronics and Communication Engineering

Submitted to The Principal requesting for Approval

Through HOD- EC

#### Date: 12-Feb-2019

The Department of ECE proposes to conduct '5 Days Value Added Course on Hardware Modeling using Verilog HDL' from 18-Feb-2019 to 22-Feb-2019 to approximately 30 numbers of Third Year Students of ECE Department, as part of the Academic Quality Improvement Program Plan (AQIPP) for the academic year 2018-19.

The schedule comprising of the topics covered and hands-on sessions are attached herewith for your kind perusal. The sessions will be handled by Dr.G.A.Sat'nish Kumar. Professor, Dr.S.R.Malathi, Associate Professor and Mr.M.Athappan Assistant Professor. A nominal fee of Rs.50/- per student will be collected towards Certificate Printing Charges.

We request you to kindly permit us to conduct the value added course and do the needful.

Thank you

Dr. S. R. Malathi Co-ordinator

HOD-EC





**SRI VENKATESWARA COLLEGE OF ENGINEERING** Sriperumbudur- 602 117

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING - RESEARCH CELL

Cordially invites you to the

5 Days Value Added Course on

'Hardware Modeling using Verilog HDL'

Conducted by

Dr.G.A.Sathish Kumar, Professor Dr.S.R.Malathi, Associate Professor Mr.M.Athappan, Assistant Professor Ms. S. M. Mehzabeen, Assistant Professor

From 18-Feb-2019 to 22-Feb-2019

### 5 Days Value Added Course on Hardware Modeling using Verilog HDL From 18-Feb-2019 to 22-2-2019 Schedule

Day &	Date, Time, Venue,	Торіс			
Session	Faculty				
Day-1 Session-1	18.02.2019	<ul> <li>A. Overview of Digital Design with Verilog HDL:</li> <li>1. Evolution of Computer Aided Digital Design</li> </ul>			
	08.30 a.m to 10.10 a.m	2. Emergence of HDLs			
	506 / 532	4. Importance of HDLs			
	Dr.G.A.Sathish Kumar	5. Popularity of Verilog HDL			
		6. Trends in HDLs			
Day-1 Session-2	18.02.2019	B. Hierarchical Modeling Concepts:			
56551011-2	10.25 a.m - 12.05 p.m	<ol> <li>Design Methodologies.</li> <li>Example: 4-bit Ripple Carry Counter</li> </ol>			
	506 / 532	3. Modules, Instances, Components of a Simulation			
	Dr.G.A.Sathish Kumar	4. Design Block, Stimulus Block, Example-			
		Ripple Carry Counter			
		1. Lexical Conventions			
		2. Data Types.			
		3. System Tasks and Compiler Directives			
Day-1	18.02.2019	D. Modules and Ports`			
Session-3	12.45 m - 03.15 m	1. Modules- Components of Verilog Module.			
	12.45p.m - 05.15p.m	2. Example: S-R Latch			
	506 / 532	3. Ports- List of ports – Port Declaration - Port Connection Rules- Connecting Ports to			
	Mr. M.Athappan	External Signals			
		E. Gate-Level Modeling			
		1. Gate Types- AND/OR Gates, BUF/NOT			
		Gates,			
		2. Array of instances, Examples: Gate-level			
		multiplexer, 4- bit ripple carry full adder.			
		Gate Delays- Rise, Fall, and Turn-off Delays,			
	10.02.2010	Min/Typ/Max Values, Delay Example			
Day-2	19.02.2019	F. Dataflow Modeling			
Session-1	08.30 a.m to 10.10 a.m	2. Expressions, Operators, and Operands			
	506 / 532	3. Operator Types			
	Mr M Athannan	4. Examples: 4-to-1 Multiplexer, 4-bit Full			
	wir. wir wirdppun	Adder, Ripple Counter			
Day-2	19.02.2019	G. Behavioral Modeling			
Session-2	10.25 a.m - 12.05 p.m	1. Structured Procedures			
	506 / 532	2. Procedural Assignments 3. Conditional Statements			
	Dr. S. D. Malath	4. Multiway Branching Loops			
	DI. S.K.IVIAIAUII	5 Sequential and Parallel Blocks			
		5. Sequential and Falanci Diocks			
		o. Examples: 4-to-1 Multiplexer, 4-bit Counter,			
		Traffic Signal Controller –FSM design			

Day-2	19.02.2019	H. Hands-on with FPGA		
Session-3	12.45p.m - 03.15p.m	- Research Scholar: Ms. Poomagazh		
	506 / 532			
	Ms. S.M.Mehzabeen			
Day-3	20.02.2019	I. Tasks and Functions		
Session-1	08.30 a.m to 10.10 a.m	- 1. Functions - Function Declaration and Invocation.		
	534	2. Function Examples: Parity calculation,		
	Dr. S.R.Malathi	<ul><li>7. Recursive Functions, Constant Functions, Signed Functions</li></ul>		
Day-3	20.02.2019	Switch-Level Modeling		
Session-2	10.25 a.m - 12.05 p.m	- 1. Switch-Modeling Elements- MOS switches, CMOS switches.		
	534	<ol> <li>Bi-directional switches, Power and Ground</li> <li>Resistive Switches, Delay Specification on</li> </ol>		
	Dr. S.R.Malathi	Switches.		
		4. Examples: CMOS Nor Gate, 2-to-1 Multiplexer, CMOS Inverter		
Day-3	20.02.2019	K. Hands-on with FPGA		
Session-3	12.45p.m - 03.15p.m	Research Scholar: Ms. Poomagazh		
	Ms. S.M.Mehzabeen	Applied Electronic Lab		
Day-4	21.02.2019	L. User-Defined Primitives		
Session-1	08.30 a.m to 10.10 a.m	<ol> <li>UDP basics, Combinational UDPs</li> <li>Sequential UDPs, UDP Table Shorthand</li> </ol>		
	Dr. S.R.Malathi	Symbols		
Day-4	21.02.2019	M. Hands-on with CADENCE software Tool		
Session-2	10.25 a.m - 12.05 p.m	Research Scholar: Ms. Poomagazh		
	Ms. S.M.Mehzabeen			
Day-4	21.02.2019	N. Hands-on with CADENCE software Tool		
Session-3	12.45p.m - 03.15p.m	Research Scholar: Ms. Poomagazh		
	Ms. S.M.Mehzabeen			
Day-5	21.02.2019	O. Hands-on with CADENCE software Tool		
Session-1	08.30 a.m to 10.10 a.m	Research Scholar: Ms. Poomagazh		
	Ms. S.M.Mehzabeen			
Day-5	21.02.2019	P. Hands-on with CADENCE software Tool		
Session-2	10.25 a.m - 12.05 p.m	Research Scholar: Ms. Poomagazh Applied Electronic Lab		
	Ms. S.M.Mehzabeen			
Day-5		Technical Talk by Chief Guest		
Session-3		Valedictory		

#### <u>A Report of Value Added Course on "Hardware Modelling using Verilog HDL" Organized on 18<sup>th</sup> – 22<sup>nd</sup></u> <u>Februaury 2019</u>

The Five Days programme on "Hardware Modelling using Verilog HDL" is held on February 18<sup>th</sup> to 22<sup>nd</sup>, 2019. The program is started at classroom block with Welcome address by Dr.S.R.Malathi, Associate Professor, EC, SVCE. The course theme and objectives were addressed by Dr.G.A.Sathish kumar Professor, EC.



Day 1: The session I was started with a lecture by Dr.G.A.Sathish kumar, Professor, EC with the topics : "Recent Trends in VLSI Technology" in which he discussed starting from the fundamentals (Moore's law) to recent processor trends, VLSI design styles like ASIC and FPGA, latest evolution of VLSI Technology, needs, advantages and applications of VLSI technology. Then he continue his lecture with FinFET's CMOS recent technology by which he explains in detail about the need for FinFET, its development process and its design tradeoffs.

The session 2 was continued by Dr.G.A.Sathish kumar, Professor, EC. Initially, in this session with the title "Overview of Digital Design with Verilog HDL", he discussed the Evolution of Computer-Aided Digital Design, ICs classification, Design flow, emergence, importance and trends in HDL. Consecutively with the topic "Hierarchical Modelling Concepts", he presents about Design methodologies, Verilog- modules, Instances, design block, stimulus block with real time examples in verilog programming language. And under the "Basic Concepts of Verilog HDL", he discussed about lexical conventions, data types, system tasks and compiler directives.

The session 3 starts with a talk about "modules and ports" by Mr.M.Athappan, Asst. Professor, EC, SVCE in which he gives a brief explanation about the components of verilog module- ports, list of ports, port declaration, port connection rules, connecting ports to the external signal and gate level modelling

concepts- Gate types, gate delays, array of instances and examples of Gate level multiplexer, 4-bit ripple carry adder and design examples of S-R Latch.

In day 2, the session 1 was started by Mr.M.Athappan, Asst. Professor, EC with the concept titled "Data Flow Modelling". This session consists of lectures about continuous assignments, delays, expressions, operators, operands, operator types and examples of 4-to-1 multiplexer, 4-bit full adder and ripple counters in verilog programming language with respective flow of modelling concepts.



The session 2 of day 2 was handled by Dr.S.R.Malathi, Associate Professor, EC, SVCE. She explains the "Behavioural Modelling Concepts" in which she explains the structured procedures, procedural assignments, conditional statements, multiway branching, loops, sequential and parallel blocks. Also, she detailed the examples of 4-to-1 multiplexer, 4-bit counter and Traffic signal Controller through Finite State Machine(FSM) design concept.

Session 3 was handled by Ms. C.T.Poomagal, Research Scholar, EC, SVCE. She explains the programming flow, how to use the Xilinx ISE software tool to write and execute the codes in verilog HDL and how to simulate the tool to verify the written verilog codes to get the RTL design of some example programs. The participants were started writing verilog program for simple logics like Full Adder, Ripple carry adder(RCA), by their own.

Day 3, session 1 was started with a deep introduction on Tasks and Functions which includes the Function declaration, Function invocation, Recursive functions, Constant functions and signed functions with examples of parity calculator and left/right shifter by Dr.S.R.Malathi, Associate professor, EC. Also, she continued the following topics of Switch level modeling – MOS switches, CMOS switches, Bidirectional switches, Resistive switches with examples of CMOS NOR gate, 2-to-1 MUX, CMOS inverter in session 2.



In session 3, the concepts of Carry look ahead adder, ALU and Booth multiplier were detailed by Ms. C.T.Poomagal, Research Scholar, EC and the hands-on for the above said logic were continued with the usage of case statements, loops, instantiations of other functions, by which the participants could write and executed the codes for Carry look ahead adder, ALU, Booth multiplier in Xilinx 14.7.

In day 4, Dr.S.R.Malathi, Associate professor, EC has given a brief lecture about User defined Primitives (UDP) - UDP basics, combinational UDPs, sequential UDPs, UDP table shorthand symbols in session 1. Then the session 2 with hands-on was handled by Ms. S.M.Mehzabeen, Asst. Professor, EC and Ms. Poomagal, in which the participants were trained to implement the verilog modules into an FPGA board(Spartan 3E) using iMPACT tool of Xilinx software. In session 3, the requirements, constraints and applications of CADANCE software tool and a short introduction on work flow of CADENCE tool were given by Ms.S.M.Mehzabeen, Asst. Professor, EC and Ms.C.T.Poomagal, Research Scholar.



Day 5 was an entire package of hand-on session with CADENCE tool handled by Ms. S.M.Mehzabeen and Ms. C.T.Poomagal at Applied Electronics Laboratory. At the end of session, participants learnt the thorough flow of a digital design using CADENCE tool. Also, they could gain knowledge about the timing analysis, area analysis and generation of .gdc file for fabrication of ASIC models.



The valedictory address by Dr.S.Muthukumar, Professor/HOD, EC and also he distributed the certificates to the participants. Finally, the course concluded with the vote of thanks and the valuable feedbacks from participants.

Contraction of the second

SRI VENKATESWARA COLLEGE OF ENGINEERING (Autonomous - Affiliated to Anna University, ISO 9001 : 2015 Certified)

PENNALUR, SRIPERUMBUDUR 602117, TAMILNADU

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# Certificate of Participation

This is to certify that Mr./Ms. \_\_\_\_\_\_ has participated in the 5 days value added course on "HARDWARE MODELING USING VERILOG", conducted by the Department of Electronics and Communication Engineering, Sri Venkateswara College of Engineering from 18-02-2019 to 22-02-2019

Course Co-ordinators Dr.G.A.SATHISHKUMAR Dr.S.R.MALATHI

Convenor Dr.S.MUTHUKUMAR

FT/GN/31A/00/10.06.15



## SRI VENKATESWARA COLLEGE OF ENGINEERING

FEEDBACK - INPLANT TRAINING / SHORT TERM COURSE

Name of the Student	V. Noothiya
Branch/Semester/Section/Roll No.	E.C.E/VI B/160701094
Industry/ Institution Visited	SoViC.E.
Duration of Training/ Course with date	One week   18th Fe 62019-22rd Feb 2019
Plants visited during training	
Whether the training/Course was useful	? In what way? Give reasons.
leasen the xilinx p	TOCER has to Implement.
Any other suggestions he able to lade	d in xilinx Soptware,
Any other suggestions We able to code	ed in xilinx Loftware,
Any other suggestions We able to lode Inplement hazaluar	e and cadence all are
Any other suggestions We able to code Inplement hazdwaz Understood, It's Ve	ed in Xilinx Loftware, e and cadence all are y weeful For own higher V.Nudhi
Any other suggestions We able to code Inderstood, It's Ver Studies and plament	e and cadence all are y useful FOR OWN higher V.Neidhing Signature
Any other suggestions We able to code Fruplement hazdwar Understood, It's Ver Studies and plament Report and Copy of Certificate submitte	ed in Xilinx Software, e and cadence all are y useful FON Own highon V.Neidhi signature
Any other suggestions We able to code Fruplement hazdwaz Understood, It's Ver Studies and planient Report and Copy of Certificate submitte	ed in Xilinx Software, e and cadence all are my weful For own higher V.Neidhi Signature
Any other suggestions We able to lode Fruplement hazdura Understood, It's Ver Studies and plament Report and Copy of Certificate submitte	ed in Xilinx Software, e and cadence all are ry useful FON Own highon V.Neidhi Signature

The person who has attended the course should prepare this in triplicate and submit copies to: A2, A3 and Dept.

¥.

Hardware Modeling Using VERILOG (18/2/2019 h) A Batch 22/2/2019)

A 12 33.4	RINO	Name	Mobile Number	email-id	Signature	
3.NO	40	M.R. DIVAKAR	8523975764	gmail.com	Del	-
2)	07/	ABISHEK.V	755014767	ab ishe kvent tesangal	a VALis	st.
3)	131	AHILA S	7530031841	ahilasunda @gmail.cov	N soluil	
4)	44	G.R. GOKHULAPRIYA	7358282476	gokhula 27 @ gmail.	em yot	h
5)	28	R BANU PRIVA	6382463371	banuponyaran	Desh I.R.	2
6)	06	ABINAYA.D	9600820492	dabinaya1999@	gmail.com H	lifa
7)	33	DEEPIKAS	9789602155	deepisivap2	.999 Be mail·com	fle
8)	21/	ANUSUYA. R.	9944066237	anusuya 30199	con him	ye
9)	49	HAMSADHVANI.R.V	9790883723	Ivhamsadhvan @ gmai	igg Rul	ميت
19-14	26	S. ASHWIN DARTHIK	8072486724	ash win har 11 1997 Que	hit Asim	1
	Sa Pinners	<b>a</b>				
-	ist Photop	in teeris qui a Internet a Internet and a	i II-avr		ត៌ *	
	ist Photop	anter 18 qui ? Inventor Mague	i gʻovn Mareel John		ต้	ी े े
	ist Photop and And An Ing An An An	ALTER 18 9.1 2 ALTER 18 9.1 2	i ginan Minaki ishu Minaki yana		ά · · · · ·	đ 0 10 0 1
	ist Princip and An Ar Bary Ar	Antes 18 2.12 Antes 18 2.12 Antes appending Antes appending Antes Appending Antes Appending Antes Appending Antes Appending Antes Appending Antes Appending Antes Appending Appe	i gʻovo Mandila ku Manigari Manigari		ά - μ	1  }  }
	an finnep an fin				ί.	

#### B Batch



Duthistquer.

Head of the Department Electronics and Communication Engineering Sa Venkaleswara College of Engineering Sriperumbudur - 602 117. India

M. Aflelean